Reg. No:

SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR (AUTONOMOUS)

B.Tech IV Year I Semester Regular Examinations November/December-2022 VLSI DESIGN

(Electronics and Communication Engineering)

	(Electronics and Communication Engineering)		
Time	: 3 hours	lax. Ma	arks: 60
	(Answer all Five Units $5 \times 12 = 60$ Marks) UNIT-I		
1	a Illustrate the steps involved in NMOS fabrication process with neat sketches.	L2	6M
	 b Discuss about body bias effect in the NMOS transistor. OR 	L1	6M
2	 a Determine the relationship between I_{ds} & V_{ds} in non-saturated region. b Explain in detail about Transconductance. UNIT-II 	L3 L2	6M 6M
3	 a Explain the steps involved in VLSI Design flow. b Explain about Stick diagram with one example. 	L2 L2	6M 6M
4	 a Explain 2μm design rules for contacts and transistors. b Sketch the layout diagram for CMOS inverter. UNIT-III 	L2 L3	6M 6M
5	 a Draw the CMOS implementation of 4X1 mux using transmission gates. b Explain pseudo NMOS logic gate? 	L1 L2	6M 6M
6	a What are the design methods used in physical design cycle? Explain each term with suitable diagrams.	L1	6M
	b What is routing? Explain about different routing techniques? UNIT-IV	L2	6M
7	Design an Arithmetic and Logic Unit circuit with four functions using multiplexers and explain its operation.	L3	12M
0	OR		
8	a Construct and explain the circuit diagram of 4-bit Ripple Carry Adder.	L3	4M
	b Construct and explain the ripple counter.	L3	4M
	c Explain about 4 transistor Dynamic memory cell. UNIT-V	L2	4M
9	a Illustrate the architecture of FPGA with neat sketch.	L2	6M
	b Discuss about the merits of FPGA over other PLD architectures. OR	L2	6M
10	a What is the need for testing? Explain about Fault simulation.	L1	6M
	b Give a logic circuit example in which stuck-at-1 fault and stuck-at-0 fault are indistinguishable.	L2	6M

*** END ***

The figure of the control of the state of th